職缺描述
<div class= content-intro ><p><span data-teams= true >Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at <a id= menurhut class= fui-Link ___1q1shib f2hkw1w f3rmtva f1ewtqcl fyind8e f1k6fduh f1w7gpdv fk6fouc fjoy568 figsok6 f1s184ao f1mk8lai fnbmjn9 f1o700av f13mvf36 f1cmlufx f9n3di6 f1ids18y f1tx3yz7 f1deo86v f1eh06m1 f1iescvh fhgqx19 f1olyrje f1p93eir f1nev41a f1h8hb77 f1lqvz6u f10aw75t fsle3fq f17ae5zn href= http://www.asteralabs.com/ target= _blank >www.asteralabs.com</a>.</span></p></div><p>As an Astera Labs Principal Field Applications Engineer, you will support the world’s leading cloud service providers, server and network OEMs by working with them to design solutions that use Astera Labs’ portfolio of connectivity products. In this role, you will need to identify and understand customer requirements, propose Astera Labs solutions that provide clear value to the customer and provide hands-on design-in support. You will drive innovation by listening to the customer requirements, working with our engineering teams to implement into the product roadmap and delivering the results back to the customer.</p>
<p><strong> Basic qualifications:</strong></p>
<ul>
<li>BS in electrical engineering. Master’s degree in engineering is preferred.</li>
<li>Minimum of 8 years’ experience working with Cloud service providers and server OEM customers to design in complex SoC/silicon products for Server, Storage, and/or Networking applications. </li>
<li>Customer-oriented, Goal-driven, Self-motivated, be able to work independently and be able to travel frequently to customer sites</li>
<li>Fluent in Mandarin and English</li>
<li>Entrepreneurial, open-mind behavior and can-do attitude. Think and act with the customer in mind!</li>
</ul>
<p><strong>Required experience:</strong></p>
<ul>
<li>Hands-on, thorough knowledge of high-speed protocols like PCIe Ethernet</li>
<li>Silicon/System bring-up and debug experience in customer systems.</li>
<li>Experience with lab equipment including protocol analyzers and oscilloscopes.</li>
<li>A strong background in high-speed board design techniques, and understanding of Data Center systems like Servers, JBOGs/JBODs, Networking switches/routers etc.</li>
<li>Intermediate level of proficiency in Python for automating system validation and link optimization.</li>
<li>Able to step through embedded firmware at the SerDes (SoC) or MCU level for debugging.</li>
<li>Firsthand experience with lab equipment including traffic generators, analyzers, and high-speed oscilloscopes.</li>
<li>Business travel to Asia and the North America region may be required as needed.</li>
</ul>
<p><strong>Preferred experience:</strong></p>
<ul>
<li>Strong working knowledge of a high speed interface at a physical layer level, associated standards, and debug. Most recent experience with 12G NRZ signaling at a minimum, some experience with 25G NRZ/56G PAM4 preferred.</li>
<li>Development, support, and experience with PCIe ICs.</li>
<li>Experience in embedded SW debug or development with firmware, drivers, and BIOS using PCIe technology.</li>
</ul><div class= content-conclusion ><p>We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.</p></div>
