DRAM PHY Designer, up to Staff

Company:

Qualcomm Semiconductor Limited

Job Area:

Engineering Group, Engineering Group > ASICS Engineering

General Summary:

Qualcomm is a company of inventors that unlocked edge AI and connected computing ushering in an age of rapid acceleration in connectivity and new possibilities that will transform industries, create jobs, and enrich lives. But this is just the beginning. It takes inventive minds with diverse skills, backgrounds, and cultures to transform high performance AI and connected computing potential into world-changing technologies and products. This is the Invention Age - and this is where you come in.

General Summary:

Job Overview:

The Qualcomm Memory System/Technology Team in Process & Package Solutions Group has an opening in the areas of PHY and IO design for memory-centric compute systems for data center, mobile, compute, and XR. The candidate will develop high-speed PHY that connects compute and memory bus in memories to the various channels in the package, interposers, and board that connects memory to compute and memory pools. The candidate should have good knowledge of high-speed and low-energy memory PHY design. This position offers the opportunity to work across multiple organizations such as process and packaging team, AI and compute architects, memory controller team, global SoC team, and emulation team. Providing timely feedback and updating architecture and design trade-offs to the team is essential.

Responsibilities:

• Architect, design, and implement high-speed PHY circuits
• Create layouts that optimize circuit placement, signal routing, and power delivery
• Develop robust power delivery to the PHY design
• Simulate signal integrity and SNR performance together with the package and board s-parameter model
• Simulate pre-layout and post-layout mixed-mode circuits under PVT corners
• Incorporate power management features to reduce energy consumption
• Use state-of-the-art design and simulation tools to simulate the circuit behavior and manufacturability readiness
• Develop behavioral, timing, and power models of the circuits to guide the architecture choices across AI, compute, and mobile workloads
• Floorplan PHY circuits under manufacturing constraints, testability, repairability, and high performance

Minimum Qualifications:

• Knowledge of timing circuits such as DLL, PLL
• Knowledge of analog building blocks
• Knowledge of SERDES, phase and duty cycle adjustment circuits
• Knowledge of LPDDR, HBM, and IO interfaces
• Knowledge of eye diagram and noise sources
• Master's or Ph.D. in Electrical Engineering and a related field

Preferred Qualifications:

• Familiar with package design
• Experience in scripting language (Perl/Python)
• Familiar with the DRAM datasheets and IO interfaces

Soft Skills:

• Self-Starter with good communication skills and team-working spirit
• Strong problem-solving and analytical skills
• Ability to work independently and as part of a team

Minimum Qualifications:

• Bachelor's degree in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience. OR Master's degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience. OR PhD in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.

Preferred Qualifications:

• Master's degree in Electrical/Electronic Engineering, Computer Engineering, or Computer Science.

• 6+ years of ASIC design, verification, validation, integration, or related work experience.

• 2+ years of experience with architecture and design tools.

• 2+ years of experience with scripting tools and programming languages.

• 2+ years of experience with design verification methods.

• 1+ year of work experience in a role requiring interaction with senior leadership (e.g., Director level and above).

Principal Duties & Responsibilities:

• Leverages advanced ASIC knowledge and experience to define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power products.

• Creates advanced architectures, circuit specifications, logic designs, and/or system simulations based on system-level requirements.

• Collaborates across functional teams (e.g., software architecture, hardware architecture, product management, program management teams) to develop and execute an implementation strategy that meets system requirements and customer needs.

• Evaluates all aspects of complex process flow from high-level design to synthesis, place and route, timing and power use, and verification or similarly for custom circuit design/layout flow.

• Utilizes tools/applications (e.g., RTL to GDS Flow, Virtuoso) to execute and enable advanced architecture and design of multiple complex blocks/SoC or IC Packages.

• Writes and reviews detailed technical documentation for complex EDA/IP/ASIC projects.

Level of Responsibility:

• Works independently with minimal supervision.

• Provides supervision/guidance to other team members.

• Decision-making is significant in nature and affects work beyond immediate work group.

• Requires verbal and written communication skills to convey complex information. May require negotiation, influence, tact, etc.

• Has a moderate amount of influence over key organizational decisions (e.g., is consulted by senior leadership to make key decisions).

• Tasks do not have defined steps; planning, problem-solving, and prioritization must occur to complete the tasks effectively.

Applicants: Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.

If you would like more information about this role, please contact Qualcomm Careers.